miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: tools: Force write when saving Vivado project file

Browse Source 
Original-commit: 6abfd8a49aa3037a6784dd6acef801bed5ae3ed7
This commit is contained in:
Wade Fife
2024-06-11 10:20:08 +02:00
committed by Joerg Hofrichter
parent 8685870bf4
commit 0e6459250b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tools/scripts/viv_utils.tcl
+1 -1
View File
@@ -59,7 +59,7 @@ proc ::vivado_utils::initialize_project { {save_to_disk 0} } {
if {$save_to_disk == 1 || $g_project_save == 1} { if {$save_to_disk == 1 || $g_project_save == 1} {
puts "BUILDER: Creating Vivado project ${g_top_module}_project.xpr for part $g_part_name" puts "BUILDER: Creating Vivado project ${g_top_module}_project.xpr for part $g_part_name"
create_project -part $g_part_name ${g_top_module}_project create_project -force -part $g_part_name ${g_top_module}_project
} else { } else {
puts "BUILDER: Creating Vivado project in memory for part $g_part_name" puts "BUILDER: Creating Vivado project in memory for part $g_part_name"
create_project -in_memory -part $g_part_name create_project -in_memory -part $g_part_name