This website requires JavaScript.
Explore
Help
Sign In
miegl
/
b210-k7-fpga
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
cb471fe66a02e2c2f9eea5726daeb435a50ade20
b210-k7-fpga
/
top
/
n3xx
/
dboards
/
rh
T
History
Humberto Jimenez
653c9bacf3
images: Update N32x CPLD manifest
...
Original-commit: a4fc11e6ef08be2141f3cfea7c521aae0ba65634
2022-01-31 15:03:50 -06:00
..
cpld
images: Update N32x CPLD manifest
2022-01-31 15:03:50 -06:00
db_ifc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
doc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
db_clocks.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
db_pins.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
db_timing.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.srcs
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
n3xx.v
fpga: n3xx: Fix timeout for timekeeper registers
2020-08-19 12:28:22 -05:00
