22 lines
608 B
Systemverilog
22 lines
608 B
Systemverilog
//
|
|
// Copyright 2022 Ettus Research, A National Instruments Brand
|
|
//
|
|
// SPDX-License-Identifier: LGPL-3.0-or-later
|
|
//
|
|
// Header: rfnoc_image_core.vh (for n320)
|
|
//
|
|
// Description:
|
|
//
|
|
// This is the header file for the RFNoC Image Core.
|
|
//
|
|
// This file was automatically generated by the RFNoC image builder tool.
|
|
// Re-running that tool will overwrite this file!
|
|
//
|
|
// File generated on: 2022-03-29T22:54:31.796221
|
|
// Source: n320_rfnoc_image_core.yml
|
|
// Source SHA256: da09e3fb9d6174f301388ddad69e378ce4505b9c9b7f1bc85075880566e98788
|
|
//
|
|
|
|
`define CHDR_WIDTH 64
|
|
`define RFNOC_PROTOVER { 8'd1, 8'd0 }
|