Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
919acb248fbbb6b5461417151223adbc84940c07
b210-k7-fpga/tools/make
T
History
Humberto Jimenez f53e3f27fc fpga: tools: Fix HLS IP builder for Vivado 2021.1
Original-commit: 9300a0718274ede56cda3f48e43c9f0e1df4674b
2022-08-25 13:55:30 -05:00
..
diamond_design_builder.mak
fpga: tools: Lattice build flow clean-up
2022-08-03 14:28:21 -05:00
diamond_preamble.mak
fpga: x400: zbx: Add support for XO3 CPLD variant.
2022-06-28 16:33:05 -05:00
quartus_design_builder.mak
fpga: tools: Add Quartus build utilities
2021-12-01 10:51:07 -06:00
quartus_ip_builder.mak
fpga: tools: Add Quartus build utilities
2021-12-01 10:51:07 -06:00
quartus_preamble.mak
fpga: tools: Add Quartus build utilities
2021-12-01 10:51:07 -06:00
viv_design_builder.mak
fpga: tools: Add UHD_FPGA_DIR definition to synthesis
2021-09-08 08:36:05 -05:00
viv_hls_ip_builder.mak
fpga: tools: Fix HLS IP builder for Vivado 2021.1
2022-08-25 13:55:30 -05:00
viv_ip_builder.mak
fpga: tools: Fix python2 reference in viv_ip_builder.mak
2021-06-17 08:16:59 -05:00
viv_preamble.mak
fpga: Remove Python2 support from build system
2021-01-04 13:28:36 -06:00
viv_sim_preamble.mak
fpga: Set default part for sim in setupenv.sh
2021-08-30 08:20:10 -05:00
viv_simulator.mak
fpga: tools: Add UHD_FPGA_DIR definition to synthesis
2021-09-08 08:36:05 -05:00
Powered by Gitea Version: 1.27.3 Page: 83ms Template: 11ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API