miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
7fa7ce1f81e70c661643b4680f9fb0274df4d0cd
b210-k7-fpga/lib/sim/io_cap_gen/cat_io_lvds
T
History
Wade Fife ba66b26dc5 fpga: e320: Improve timing on LVDS interface 
Original-commit: c6578eda2ba482b87583ebd989cdf5cbd5c3f672
2020-12-11 07:41:13 -06:00
..
cat_io_lvds_tb.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00