miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2f517134cd50b8d47d784c42d7d3c83e6cdaad3f
b210-k7-fpga/lib/rfnoc/blocks/rfnoc_block_duc
T
History
Michael West dc86b52fd7 DUC/DDC: Add variable time increment 
Sets time increment based on tick rate and sample rate instead of
assuming one tick per sample.  Defaults to legacy behavior.

Minor compat number bumped on DUC and DDC blocks.

Signed-off-by: Michael West <michael.west@ettus.com>


Original-commit: 12dfb97c8efce40494efb35bdd81d06b6f8b9b62
2020-05-12 12:03:31 -05:00
..
Makefile
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.srcs
rfnoc: Update blocks to use autogenerated noc_shell
2020-02-06 14:50:33 -06:00
noc_shell_duc.v
rfnoc: Update blocks to use autogenerated noc_shell
2020-02-06 14:50:33 -06:00
rfnoc_block_duc_regs.vh
DUC/DDC: Add variable time increment
2020-05-12 12:03:31 -05:00
rfnoc_block_duc_tb.sv
sim: Add item support to RFNoC simulation
2020-03-09 13:43:05 -05:00
rfnoc_block_duc.v
DUC/DDC: Add variable time increment
2020-05-12 12:03:31 -05:00