Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
24c9cdb20ae4483a322823643c4c44df5be0790a
b210-k7-fpga/top/e320/ip/e320_ps_bd
T
History
Sam O'Brien c41bd8f72b fpga: e320: Upgrade to Vivado 2021.1
Original-commit: 1f57d67c4ceadbb19ce203ee9ad9e46f612c0a76
2022-08-25 13:55:30 -05:00
..
chdr_dma_frame_size.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_dma_rx.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_dma_top.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_dma_tx.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_ps_bd.pdf
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_ps_bd.tcl
fpga: e320: Upgrade to Vivado 2021.1
2022-08-25 13:55:30 -05:00
Makefile.inc
fpga: Update makefiles to allow parallel FPGA builds
2022-08-16 10:16:22 -05:00
ps7_init_gpl.c
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ps7_init.c
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Powered by Gitea Version: 1.27.3 Page: 53ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API