Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b210-k7
b210-k7-fpga/top/x400/ip/axi_inter_2x64_512_bd
T
History
Wade Fife 0e65ae3c86 fpga: x400: Add 1x64, 2x64, and 1x128 DRAM interconnect
Original-commit: daf1ed2ad2fbb72f16a9909fa75a0ba9e2879583
2023-02-24 08:07:17 -06:00
..
axi_inter_2x64_512_bd.tcl
fpga: x400: Add 1x64, 2x64, and 1x128 DRAM interconnect
2023-02-24 08:07:17 -06:00
Makefile.inc
fpga: x400: Add 1x64, 2x64, and 1x128 DRAM interconnect
2023-02-24 08:07:17 -06:00
Powered by Gitea Version: 1.27.3 Page: 49ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API