Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b210-k7
b210-k7-fpga/lib/wb_spi/rtl/verilog
T
History
Max Köhler 750317582d fpga: lib: extend wb_spi ability to limit transmission length
Original-commit: 427a3939da459d6fb786a274ee04e28c950b71fd
2020-06-04 14:46:19 -05:00
..
spi_clgen.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
spi_defines.v
fpga: lib: extend wb_spi ability to limit transmission length
2020-06-04 14:46:19 -05:00
spi_shift.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
spi_top16.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
spi_top.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Powered by Gitea Version: 1.27.3 Page: 166ms Template: 9ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API