miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: sim: Workaround Vivado bug in ChdrIfaceBfm_tb

Browse Source 
Original-commit: 9e4de0d0b7a1a35a5b3220a605c329e60f8b5e83
This commit is contained in:
Humberto Jimenez
2022-08-25 13:55:30 -05:00
committed by skooNI
parent 3fc345d3ae
commit fb83fe3830
2 changed files with 77 additions and 57 deletions
Download Patch File Download Diff File Expand all files Collapse all files
sim/rfnoc/test/ChdrIfaceBfm/ChdrIfaceBfm_all_tb.sv
+11 -2
View File
@@ -1,5 +1,5 @@
//
// Copyright 2020 Ettus Research, A National Instruments Company
// Copyright 2022 Ettus Research, A National Instruments Brand
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
@@ -44,10 +44,19 @@ module ChdrIfaceBfm_all_tb();
genvar i;
for (i = 0; i < NUM_TESTS; i++) begin : gen_test_config
// There is an internal bug in Vivado 2021.1 that prevents all the tests to
// run at the same time. Therefore, we are splitting the ADV tests and
// running them separately.
ChdrIfaceBfm_tb #(
.CHDR_W (tests[i].CHDR_W),
.ITEM_W (tests[i].ITEM_W)
.ITEM_W (tests[i].ITEM_W),
.ADV (0)
) ChdrIfaceBfm_tb_i ();
ChdrIfaceBfm_tb #(
.CHDR_W (tests[i].CHDR_W),
.ITEM_W (tests[i].ITEM_W),
.ADV (1)
) ChdrIfaceBfm_tb_adv_i ();
end : gen_test_config
endmodule : ChdrIfaceBfm_all_tb