miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: tools: Fix adding directories for HDL source

Browse Source 
Original-commit: 6bb7d61251abd303049dfd0f47bd0266656797fb
This commit is contained in:
Wade Fife
2022-01-13 14:33:59 -06:00
committed by Aaron Rossetto
parent fd541b0d1a
commit 729d780bd4
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tools/scripts/viv_utils.tcl
+1 -1
View File
@@ -64,7 +64,7 @@ proc ::vivado_utils::initialize_project { {save_to_disk 0} } {
if [expr [file isdirectory $src_file] == 1] { if [expr [file isdirectory $src_file] == 1] {
puts "BUILDER: Expanding Directory : $src_file" puts "BUILDER: Expanding Directory : $src_file"
set dir_contents [glob $src_file/*.*] set dir_contents [glob $src_file/*.*]
append design_srcs " " $dir_contents append g_source_files " " $dir_contents
} }
} }