miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: x400: Change NUM_DRAM_BANKS to 2 on X410 X4_400 image

Browse Source 
This was set to 1 in UHD 4.7, but it must be 2 for all channels to
have sufficient bandwidth.


Original-commit: b012c18fd653714e84b1d4a86e27ff90fe13ae04
This commit is contained in:
Wade Fife
2025-02-27 10:53:07 -06:00
parent cfa8afcf37
commit 6fe021fdcd
1 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x400/x410_X4_400_rfnoc_image_core.yml
+2 -2
View File
@@ -8,7 +8,7 @@ license: >- # License information used in file heade
version: '1.0' # File version
chdr_width: 128 # Bit width of the CHDR bus for this image
device: 'x410' # USRP type
image_core_name: 'usrp_x410_fpga_X4_400'# Name to use for the RFNoC Image Core files
image_core_name: 'usrp_x410_fpga_X4_400' # Name to use for the RFNoC Image Core files
default_target: 'X410' # Default make target
inherit:
- 'yaml_include/x410_radio_base.yml'
@@ -17,7 +17,7 @@ inherit:
parameters:
RF_BW: 400
ENABLE_DRAM: True
NUM_DRAM_BANKS: 1
NUM_DRAM_BANKS: 2
NUM_DRAM_CHANS: 4
DRAM_WIDTH: 128