miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: lib: Enable TUSER in eth_ipv4_interface_wrapper

Browse Source 
This wrapper was using TUSER for the number of trailing bytes, but it
wasn't properly enabled, which could cause it to be ignored in some
cases.


Original-commit: e7ebe601163d01d157bc3de9c2652952932e4a1c
This commit is contained in:
Wade Fife
2025-03-03 09:02:29 -06:00
parent 6fe021fdcd
commit 4eb1279423
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/rfnoc/xport_sv/eth_ipv4_interface_wrapper.sv
+2 -2
View File
@@ -147,9 +147,9 @@ module eth_ipv4_interface_wrapper #(
AxiStreamIf #(.DATA_WIDTH(CHDR_W), .USER_WIDTH(CHDR_USER_W), .TKEEP(0), .TUSER(0)) AxiStreamIf #(.DATA_WIDTH(CHDR_W), .USER_WIDTH(CHDR_USER_W), .TKEEP(0), .TUSER(0))
e2v (bus_clk, bus_rst); e2v (bus_clk, bus_rst);
AxiStreamIf #(.DATA_WIDTH(CPU_W), .USER_WIDTH(CPU_USER_W), .TUSER(0)) AxiStreamIf #(.DATA_WIDTH(CPU_W), .USER_WIDTH(CPU_USER_W), .TKEEP(0))
c2e (cpu_clk, cpu_rst); c2e (cpu_clk, cpu_rst);
AxiStreamIf #(.DATA_WIDTH(CPU_W), .USER_WIDTH(CPU_USER_W), .TUSER(0)) AxiStreamIf #(.DATA_WIDTH(CPU_W), .USER_WIDTH(CPU_USER_W), .TKEEP(0))
e2c (cpu_clk, cpu_rst); e2c (cpu_clk, cpu_rst);