miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: x400: Add support for DRAM with 400 MHz BW

Browse Source 
Original-commit: bbda5411548a06a3c3ada7b02df8fa7fb44aaad5
This commit is contained in:
Wade Fife
2022-03-04 18:46:12 -06:00
parent f88b56d9cb
commit 32d1959e49
2 changed files with 23 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x400/x4xx_core.v
+8 -8
View File
@@ -394,16 +394,16 @@ module x4xx_core #(
// DRAM
//---------------------------------------------------------------------------
`ifndef ENABLE_DRAM
`define ENABLE_DRAM 0
`ifndef DRAM_CH
`define DRAM_CH 0
`endif
`ifndef DRAM_W
`define DRAM_W 64
`endif
// Only the 100 and 200 MHz images currently support DRAM due to FPGA
// resource limitations. For 200 MHz and below, a 64-bit interface provides
// sufficient bandwidth.
localparam ENABLE_DRAM = (`ENABLE_DRAM) && (RF_BANDWIDTH <= 200);
localparam DRAM_NUM_PORTS = 4;
localparam DRAM_AXI_DWIDTH = (RF_BANDWIDTH <= 200) ? 64 : 128;
localparam DRAM_AXI_DWIDTH = `DRAM_W;
localparam ENABLE_DRAM = (`DRAM_CH > 0);
localparam DRAM_NUM_PORTS = `DRAM_CH;
wire dram0_ui_clk;
wire dram0_ui_clk_sync_rst;