miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: x400: Make transport adapter width configurable

Browse Source 
Original-commit: 8e08cfe1da494f8be185470810ee19fcc8ed98d7
This commit is contained in:
Wade Fife
2023-02-24 08:07:17 -06:00
parent a203dbb9c2
commit 1fcf1ce3b3
4 changed files with 157 additions and 95 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x400/x4xx_qsfp_wrapper.sv
+4 -1
View File
@@ -16,6 +16,7 @@
// lanes. See x4xx_mgt_types.vh for possible values.
// CPU_W : Width of CPU interface
// CHDR_W : CHDR bus width
// NET_CHDR_W : CHDR width used over the network connection
// BYTE_MTU : Transport MTU in bytes
// PORTNUM : Port number to distinguish multiple QSFP ports
// NODE_INST : RFNoC transport adapter node instance for the first port
@@ -33,6 +34,7 @@ module x4xx_qsfp_wrapper #(
`MGT_Disabled},
parameter CPU_W = 64,
parameter CHDR_W = 64,
parameter NET_CHDR_W = CHDR_W,
parameter BYTE_MTU = $clog2(8*1024),
parameter [ 7:0] PORTNUM = 8'd0,
parameter NODE_INST = 0,
@@ -450,7 +452,8 @@ module x4xx_qsfp_wrapper #(
.PAUSE_EN (PAUSE_EN),
.ENET_W (MGT_W),
.CPU_W (CPU_W),
.CHDR_W (CHDR_W)
.CHDR_W (CHDR_W),
.NET_CHDR_W (NET_CHDR_W)
) eth_ipv4_interface_i (
.bus_clk (bus_clk),
.bus_rst (bus_rst),