miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: n3xx: Cleanup MTU parameters

Browse Source 
Original-commit: 9e4c8cbbbb8677eecbab66ab01a02375664ad4a2
This commit is contained in:
Wade Fife
2022-09-01 14:41:55 -05:00
parent 521c7684fc
commit 1d9a3018db
5 changed files with 26 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/n3xx/n3xx_mgt_wrapper.v
+5 -1
View File
@@ -19,6 +19,7 @@
// PORTNUM : Port number
// MDIO_EN : Enables internal MDIO master
// MDIO_PHYADDR : Address to use for the MDIO
// BYTE_MTU : Log base 2 of the MTU size in bytes
// RFNOC_PROTOVER : RFNoC protocol version to be reported by transport
// adapters.
// NODE_INST : RFNoC transport adapter node instance for this port
@@ -38,6 +39,7 @@ module n3xx_mgt_wrapper #(
parameter [ 7:0] PORTNUM = 8'd0,
parameter MDIO_EN = 0,
parameter [ 4:0] MDIO_PHYADDR = 5'd0,
parameter BYTE_MTU = $clog2(8192),
parameter [15:0] RFNOC_PROTOVER = {8'd1, 8'd0},
parameter NODE_INST = 0,
parameter EN_RX_KV_MAP_CFG = 1,
@@ -423,6 +425,8 @@ module n3xx_mgt_wrapper #(
if (EN_RX_KV_MAP_CFG || EN_RX_RAW_PYLD) begin : gen_eth_ipv4_interface_wrapper
eth_ipv4_interface_wrapper #(
.PROTOVER (RFNOC_PROTOVER),
.CPU_FIFO_SIZE (BYTE_MTU),
.CHDR_FIFO_SIZE (BYTE_MTU),
.NODE_INST (NODE_INST),
.REG_AWIDTH (REG_AWIDTH),
.BASE (REG_BASE_ETH_SWITCH),
@@ -482,7 +486,7 @@ module n3xx_mgt_wrapper #(
else begin : gen_eth_interface
eth_interface #(
.PROTOVER (RFNOC_PROTOVER),
.MTU (10),
.MTU (BYTE_MTU-3), // Log base 2 of the MTU in 64-bit words
.NODE_INST (NODE_INST),
.REG_AWIDTH (REG_AWIDTH),
.BASE (REG_BASE_ETH_SWITCH)